

WHAT IS CLAIMED IS:

1. A data transmission and reception system comprising:

a data transmitter which multi-divides a transmission signal into a plurality of low-speed tributary signals, forms a frame for every tributary signal, thereafter multiplexes the tributary signals into a high-speed serial signal and transmits the high-speed serial signal through a transmission path; and

a data receiver which receives the serial signal through the transmission path, multi-divides the received serial signal into a plurality of low-speed tributary signals, performs tributary synchronization with respect to every tributary signal, thereafter multiplexes the tributary signals into a high-speed serial signal and reproduces the transmission signal,

wherein the data transmitter, when forming the frame for every tributary signal, inserts into the frame a frame bit indicating a boundary of the frame and, after having formed the frame, performs only a bit synchronization with respect to every tributary signal, and

the data receiver, for a respective tributary signal, stores a data indicated by the tributary signal and, in a timing based on a detection of the frame bit of the tributary signal and a reference frame pulse commonly issued between tributary signals, outputs the stored data to thereby perform

the tributary synchronization.

2. The data transmission and reception system according to claim 1,

5 wherein the data transmitter having,

a first serial-parallel conversion circuit which multi-divides the transmission signal into the plurality of tributary signals;

10 a coding circuit, for a respective tributary signal, forms a frame containing the frame bit and tributary ID information for identifying the tributary signal;

a delay circuit which performs the bit synchronization for a respective tributary signal of which the frame is formed by the coding circuit; and

15 a first parallel-serial conversion circuit which multiplexes the tributary signals, of which a respective one is processed for the bit synchronization by the delay circuit, into a high-speed serial signal to be sent to the transmission path, and

20 the data receiver having,

a second serial-parallel conversion circuit which multi-divides a high-speed serial signal received through the transmission path, into the plurality of tributary signals;

25 a tributary synchronization circuit which, for a

respective tributary signal, stores a data indicated by the tributary signal and detects the tributary ID information and the frame bit of the tributary signal, to output the stored data in dependence on a detection of the frame bit
5 and a reference frame pulse commonly issued between tributary signals;

a data replacement circuit which replaces the data indicated by tributary signals, of which a respective one is processed for a tributary synchronization by the tributary
10 synchronization circuit, in dependence on the tributary ID information;

a decoding circuit which, for a respective tributary signal for which the replacement is made by the data replacement circuit, performs decoding corresponding to a
15 coding by the coding circuit; and

a second parallel-serial conversion circuit which multiplexes the tributary signals, of which a respective one is decoded by the decoding circuit, into a high-speed serial signal to reproduce the transmission signal.

20

3. The data transmission and reception system according to claim 2, wherein the tributary synchronization circuit having,

a frame bit detector which detects the frame bit of
25 a respective tributary signal to output a frame pulse;

a reference frame pulse generator which generates the reference frame pulse; and

a buffer which, for a respective tributary signal, stores a data indicated by the tributary signal and, in a timing based on the frame pulse and the reference frame pulse, outputs the data with a match in phase of frame bits between tributary signals.

4. The data transmission and reception system according to claim 1,

wherein the data transmitter having,

a first serial-parallel conversion circuit which multi-divides the transmission signal into a plurality of tributary signals;

a coding circuit which, for a respective tributary signal, forms the frame containing the frame bit and tributary ID information for identifying the tributary signal;

a delay circuit which performs the bit synchronization for a respective tributary signal of which the frame is formed by the coding circuit; and

a first parallel-serial conversion circuit multiplexes the tributary signals, of which a respective one is processed for the bit synchronization by the delay circuit, into a high-speed serial signal to be sent to the

transmission path, and

the data receiver having,

a second serial-parallel conversion circuit which
multi-divides a high-speed serial signal received through
5 the transmission path, into a plurality of tributary signals;

a data replacement circuit which performs replacement,
between data indicated by the plurality of tributary signals,
in dependence on a data replacement control signal;

a decoding circuit which, for a respective tributary
10 signal for which the replacement is made by the data
replacement circuit, detects the frame bit of the tributary
signal to output a frame pulse and for detecting the tributary
ID information to output a tributary ID signal, to thereby
perform a decoding of the tributary signal corresponding
15 to a coding by the coding circuit;

a data replacement control circuit which decides
whether or not the tributary ID information indicated by
the tributary ID signal matches predetermined ID information,
to be responsible for no match to output the data replacement
20 control signal;

a tributary synchronization circuit which, for a
respective tributary signal, temporarily stores the data
indicated by the tributary signal, and based on the frame
pulse and a reference frame pulse commonly issued between
25 tributary signals, outputs the stored data; and

00443000
a second parallel-serial conversion circuit which multiplexes the tributary signals, of which a respective one is processed for a tributary synchronization by the tributary synchronization circuit, into a high-speed serial
5 signal to reproduce the transmission signal.

5. The data transmission and reception system according to claim 4, wherein for a respective tributary signal for which the replacement is made by the data replacement circuit
10 the decoding circuit has,

a frame bit detector which detects the frame bit of the tributary signal to generate a frame pulse;

a tributary ID information detector which, in a timing based on the frame pulse, detects the tributary ID
15 information of the tributary signal to generate a tributary ID signal; and

a decoder which performs, in a timing based on the frame pulse, for the tributary signal, decoding corresponding to a coding by the coding circuit, and outputs
20 the frame pulse, the tributary ID signal, and the tributary signal for which the decoding is performed.

6. The data transmission and reception system according to claim 4,
25 wherein the tributary synchronization circuit having,

a reference frame pulse generator which generates the reference frame pulse; and

a buffer which, for a respective tributary signal, stores the data indicated by the tributary signal in order in an address determined on bases of the frame pulse and a predetermined address for the frame bit to be written and, in a timing based on the reference frame pulse, outputs the data from the predetermined address.

10 7. The data transmission and reception system according to claim 2, wherein the data transmitter having, in place of the delay circuit, a bit synchronization circuit,

wherein said bit synchronization circuit, for a respective tributary signal for which the frame is formed by the coding circuit, detects a phase slip of the tributary signal relative to a common clock signal between tributary signals and delays the tributary signal in accordance with the detected phase slip to thereby perform a bit synchronization.

20

8. The data transmission and reception system according to claim 4, wherein the data transmitter having, in place of the delay circuit, a bit synchronization circuit,

wherein said bit synchronization circuit, for a respective tributary signal for which the frame is formed

by the coding circuit, detects a phase slip of the tributary
signal relative to a common clock signal between tributary
signals and delays the tributary signal in accordance with
the detected phase slip to thereby perform a bit
5 synchronization.

9. A data receiver which receives a high-speed serial
signal through a transmission path, which serial signal is
obtained by multi-dividing a transmission signal into a
10 plurality of low-speed tributary signals, forming a frame
for every tributary signal, thereafter multiplexing the
tributary signals into a high-speed serial signal and
transmitting the high-speed serial signal through the
transmission path,

15 which data receiver multi-divides the received serial
signal into a plurality of low-speed tributary signals,
performs tributary synchronization with respect to every
tributary signal, thereafter multiplexes the tributary
signals into a high-speed serial signal and reproduces the
20 transmission signal,

wherein the data receiver, for a respective tributary
signal, stores a data indicated by the tributary signal and
detects, from the tributary signal, a frame bit indicating
a boundary of the frame, to output the stored data in a timing
25 based on the detected frame bit and a reference frame pulse

commonly issued between tributary signals, to thereby perform the tributary synchronization.

10. The data receiver according to claim 9, comprising:

5 a serial-parallel conversion circuit which multi-divides the high-speed serial signal received through the transmission path, into a plurality of tributary signals;

 a tributary synchronization circuit which, for a respective tributary signal, stores the data indicated by
10 the tributary signal and detecting the frame bit of the tributary signal and tributary ID information for identifying the tributary signal, to output the stored data in dependence on a detection of the frame bit and a reference frame pulse commonly issued between tributary signals;

15 a data replacement circuit which performs replacement of data indicated by tributary signals, of which a respective one is processed for a tributary synchronization by the tributary synchronization circuit, in dependence on the tributary ID information;

20 a decoding circuit which, for a respective tributary signal for which the replacement is made by the data replacement circuit, performs decoding; and

 a parallel-serial conversion circuit which multiplexes the tributary signals, of which a respective
25 one is decoded by the decoding circuit, into a high-speed

serial signal to reproduce the transmission signal.

11. The data receiver according to claim 10, wherein the tributary synchronization circuit having,

5 a frame bit detector detects the frame bit of a
respective tributary signal to output a frame pulse;

a reference frame pulse generator which generates the reference frame pulse; and

a buffer which, for a respective tributary signal,
10 stores the data indicated by the tributary signal and, in
a timing based on the frame pulse and the reference frame
pulse, outputs the data with a match in phase of frame bits
between tributary signals.

15 12. The data receiver according to claim 9, comprising:

a serial-parallel conversion circuit which multi-divides the high-speed serial signal received through the transmission path, into a plurality of tributary signals;

a data replacement circuit which performs replacement,
20 between data indicated by the plurality of tributary signals,
in dependence on a data replacement control signal;

a decoding circuit which, for a respective tributary signal for which the replacement is made by the data replacement circuit, detects the frame bit of the tributary signal to output a frame pulse and for detecting the tributary

ID information to output a tributary ID signal, to thereby perform decoding of the tributary signal;

5 a data replacement control circuit which decides whether or not the tributary ID information indicated by the tributary ID signal matches predetermined ID information, to be responsible for no match to output the data replacement control signal;

10 a tributary synchronization circuit which, for a respective tributary signal, temporarily stores a data indicated by the tributary signal, and based on the frame pulse and a reference frame pulse commonly issued between tributary signals, outputs the stored data; and

15 a parallel-serial conversion circuit which multiplexes the tributary signals, of which a respective one is processed for a tributary synchronization by the tributary synchronization circuit, into a high-speed serial signal to reproduce the transmission signal.

13. The data receiver according to claim 12, wherein the
20 decoding circuit has, for a respective tributary signal for which the replacement is made by the data replacement circuit:

a frame bit detector which detects the frame bit of the tributary signal to generate a frame pulse;

25 a tributary ID information detector which, in a timing

based on the frame pulse, detects the tributary ID information of the tributary signal to generate a tributary ID signal; and

5 a decoder which, in a timing based on the frame pulse, perform decoding, for the tributary signal, and outputs the frame pulse, the tributary ID signal, and the tributary signal for which the decoding is performed.

14. The data receiver according to claim 12, wherein the
10 tributary synchronization circuit having,

a reference frame pulse generator which generates the reference frame pulse; and

a buffer which, for a respective tributary signal, stores a data indicated by the tributary signal in order
15 in an address determined on bases of the frame pulse and a predetermined address for the frame bit to be written and, in a timing based on the reference frame pulse, outputs the data from the predetermined address.

20 15. A data transmitter which transmits a high-speed serial signal to be sent to a transmission path, which serial signal is obtained by multi-dividing a transmission signal into a plurality of low-speed tributary signals, forming a frame for every tributary signal, thereafter multiplexing the
25 tributary signals into a high-speed serial signal and

transmitting the high-speed serial signal through the transmission path, the data transmitter comprising:

5 a serial-parallel conversion circuit which multi-divides the transmission signal into a plurality of tributary signals;

a coding circuit which, for a respective tributary signal, forms the frame containing the frame bit and tributary ID information for identifying the tributary signal;

10 a bit synchronization circuit which, for a respective tributary signal for which the frame is formed by the coding circuit, detects a phase slip of the tributary signal relative to a common clock signal between tributary signals and delaying the tributary signal in accordance with the
15 detected phase slip to thereby perform a bit synchronization; and

a parallel-serial conversion circuit which multiplexes the tributary signals, of which a respective one is processed for the bit synchronization by the delay
20 circuit, into a high-speed serial signal to be sent to the transmission path.